
24LCS22A
FIGURE 3-5:
SCL
BUS TIMING START/STOP
V HYS
SDA
T SU : STA
Start
T HD : STA
T SU : STO
Stop
FIGURE 3-6:
BUS TIMING DATA
SCL
T F
T LOW
T HIGH
T R
T SU : STA
T HD : DAT
T SU : DAT
T SU : STO
T HD : STA
SDA
IN
SDA
OUT
T SP
T AA
T AA
T BUF
3.1.6
SLAVE ADDRESS
FIGURE 3-7:
CONTROL BYTE
After generating a Start condition, the bus master
transmits the slave address consisting of a 7-bit device
ALLOCATION
code ( 1010000 ) for the 24LCS22A.
The eighth bit of slave address determines whether the
Start
Read/Write
master device wants to read or write to the 24LCS22A
Slave Address
R/W
A
(Figure 3-7).
The 24LCS22A monitors the bus for its corresponding
slave address continuously. It generates an
Acknowledge bit if the slave address was true and it is
not in a Programming mode.
1
0
1
0
0
0
0
Operation
Read
Write
DS21682E-page 8
Slave Address
1010000
1010000
R/W
1
0
? 2009 Microchip Technology Inc.